Назад к моделям Назад к профилю модели

codegemma:7b | RAG off

13_rtllm_arithmetic / task_11 | verified_multi_16bit

benchmarkrtllm
task_idrtllm/13_rtllm_arithmetic/task_11
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples100.0%
synth_pass_rate_samples0.0%
source_runsrun_20260427_200103_669320_45d5dc

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_1
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg, yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
            if (i == 16) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_2
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_3
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg, yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
            if (i == 16) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_4
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_5
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_6
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_7
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_8
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_9
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg, yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
            if (i == 16) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260427_200103_669320_45d5dc ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_200103_669320_45d5dc__sample_10
generated.v preview 
module multi_16bit(
    input clk, rst_n, start,
    input [15:0] ain, bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;
    reg done_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
            done_r <= 0;
        end else begin
            if (start && i < 17) begin
                i <= i + 1;
            end else begin
                i <= 0;
            end
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done_r <= 0;
        end else begin
...
functional details 
[stdout]
===========Your Design Passed===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}