Назад к моделям Назад к профилю модели

codegemma:7b | RAG off

13_rtllm_miscellaneous / task_03 | freq_divbyfrac

benchmarkrtllm
task_idrtllm/13_rtllm_miscellaneous/task_03
samples_total10
final_success_samples10
final_success_rate_samples100.0%
functional_pass_rate_samples100.0%
synth_pass_rate_samples100.0%
source_runsrun_20260427_200103_669320_45d5dc

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_1
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output reg clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div <= 0;
        end else begin
            if (cnt == 7) begin
                clk_div <= ~clk_div;
                cnt <= 0;
            end else begin
                if (cnt < 4) begin
                    clk_div_odd <= 1'b1;
                    clk_div_even <= 1'b0;
                end else begin
                    clk_div_odd <= 1'b0;
                    clk_div_even <= 1'b1;
                end
                clk_div_odd_ph <= clk_div_odd;
                clk_div_even_ph <= clk_div_even;
                clk_div <= clk_div_odd_ph | clk_div_even_ph;
            end
            cnt <= cnt + 1;
        end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=x (expected           1)
Failed at          1: clk=0, clk_div=x (expected           1)
Failed at          2: clk=1, clk_div=x (expected           1)
Failed at          3: clk=0, clk_div=x (expected           0)
Failed at          4: clk=1, clk_div=1 (expected           0)
Failed at          5: clk=0, clk_div=1 (expected           0)
Failed at          6: clk=1, clk_div=1 (expected           0)
Failed at         10: clk=1, clk_div=1 (expected           0)
Failed at         11: clk=0, clk_div=1 (expected           0)
Failed at         12: clk=1, clk_div=1 (expected           0)
Failed at         13: clk=0, clk_div=1 (expected           0)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         17: clk=0, clk_div=1 (expected           0)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          16/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_2 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_2
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
            clk_div_odd_ph <= 0;
            clk_div_even_ph <= 0;
        end else begin
            if (cnt < 7) begin
                cnt <= cnt + 1;
            end else begin
                cnt <= 0;
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
            end

            clk_div_odd_ph <= clk_div_odd;
            clk_div_even_ph <= clk_div_even;

            clk_div <= clk_div_odd | clk_div_even;
        end
    end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         17: clk=0, clk_div=1 (expected           0)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_3 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_3
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
            clk_div_odd_ph <= 0;
            clk_div_even_ph <= 0;
        end else begin
            if (cnt < 7) begin
                cnt <= cnt + 1;
            end else begin
                cnt <= 0;
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
            end

            clk_div_odd_ph <= clk_div_odd;
            clk_div_even_ph <= clk_div_even;

            clk_div <= clk_div_odd_ph | clk_div_even_ph;
        end
    end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         16: clk=1, clk_div=0 (expected           1)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_4 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_4
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
            clk_div_odd_ph <= 0;
            clk_div_even_ph <= 0;
        end else begin
            if (cnt < 7) begin
                cnt <= cnt + 1;
            end else begin
                cnt <= 0;
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
            end

            clk_div_odd_ph <= clk_div_odd;
            clk_div_even_ph <= clk_div_even;

            clk_div <= clk_div_odd | clk_div_even;
        end
    end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         17: clk=0, clk_div=1 (expected           0)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_5 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_5
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    // Internal registers
    reg [6:0] cnt;
    reg clk_div_odd;
    reg clk_div_even;

    // Initialize registers on reset
    initial begin
        cnt = 0;
        clk_div_odd = 0;
        clk_div_even = 0;
    end

    // Clock divider logic
    always @(posedge clk) begin
        if (rst_n == 0) begin
            cnt = 0;
            clk_div_odd = 0;
            clk_div_even = 0;
        end else begin
            if (cnt < 7) begin
                cnt <= cnt + 1;
            end else begin
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
                cnt <= 0;
            end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         17: clk=0, clk_div=1 (expected           0)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with           9/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_6 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_6
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
        end else begin
            if (cnt == 6) begin
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
                cnt <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end

    assign clk_div = clk_div_odd | clk_div_even;

endmodule
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         12: clk=1, clk_div=1 (expected           0)
Failed at         13: clk=0, clk_div=1 (expected           0)
Failed at         17: clk=0, clk_div=1 (expected           0)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_7 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_7
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
            clk_div_odd_ph <= 0;
            clk_div_even_ph <= 0;
        end else begin
            if (cnt < 7) begin
                cnt <= cnt + 1;
            end else begin
                cnt <= 0;
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
            end

            clk_div_odd_ph <= clk_div_odd;
            clk_div_even_ph <= clk_div_even;

            clk_div <= clk_div_odd_ph | clk_div_even_ph;
        end
    end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         16: clk=1, clk_div=0 (expected           1)
Failed at         18: clk=1, clk_div=1 (expected           0)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_8 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_8
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    reg [6:0] cnt;
    reg clk_div_odd, clk_div_even;
    reg clk_div_odd_ph, clk_div_even_ph;

    always @(posedge clk) begin
        if (!rst_n) begin
            cnt <= 0;
            clk_div_odd <= 0;
            clk_div_even <= 0;
            clk_div_odd_ph <= 0;
            clk_div_even_ph <= 0;
        end else begin
            if (cnt == 7) begin
                clk_div_odd <= ~clk_div_odd;
                clk_div_even <= ~clk_div_even;
                clk_div_odd_ph <= clk_div_even;
                clk_div_even_ph <= clk_div_odd;
                cnt <= 0;
            end else begin
                clk_div_odd <= clk_div_odd_ph;
                clk_div_even <= clk_div_even_ph;
                cnt <= cnt + 1;
            end
        end
    end
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         16: clk=1, clk_div=0 (expected           1)
=========== Test completed with           7/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_9 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_9
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    // Counter for clock cycles
    reg [6:0] cnt;

    // Intermediate divided clock signal
    reg clk_div_int;

    // Phase-shifted divided clock signals
    reg clk_div_int_p, clk_div_int_n;

    // Initialize counter on reset
    always @(posedge rst_n) begin
        cnt <= 0;
    end

    // Divide clock frequency by 3.5x
    always @(posedge clk) begin
        if (cnt < 7) begin
            clk_div_int <= 1'b0;
        end else begin
            clk_div_int <= ~clk_div_int;
            cnt <= 0;
        end

        // Phase-shift divided clock signals
        clk_div_int_p <= clk_div_int;
        clk_div_int_n <= clk_div_int;
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=x (expected           1)
Failed at          1: clk=0, clk_div=x (expected           1)
Failed at          2: clk=1, clk_div=x (expected           1)
Failed at          3: clk=0, clk_div=x (expected           0)
Failed at          7: clk=0, clk_div=0 (expected           1)
Failed at          8: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=0, clk_div=0 (expected           1)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         16: clk=1, clk_div=0 (expected           1)
=========== Test completed with          10/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_10 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_03\samples\run_20260427_200103_669320_45d5dc__sample_10
generated.v preview 
module freq_divbyfrac(
    input clk,
    input rst_n,
    output logic clk_div
);

    // Counter for clock cycles
    reg [6:0] cnt;

    // Intermediate divided clock signals
    wire clk_div_odd;
    wire clk_div_even;

    // Initialize counter on reset
    always @(posedge rst_n) begin
        cnt <= 0;
    end

    // Increment counter on clock edge
    always @(posedge clk) begin
        if (cnt == 6) begin
            cnt <= 0;
        end else begin
            cnt <= cnt + 1;
        end
    end

    // Generate divided clock signals
    assign clk_div_odd = (cnt == 3 || cnt == 4 || cnt == 5 || cnt == 6);
    assign clk_div_even = (cnt == 0 || cnt == 1 || cnt == 2);

    // Phase-shift and OR intermediate clocks
...
functional details 
[stdout]
Failed at          0: clk=1, clk_div=x (expected           1)
Failed at          1: clk=0, clk_div=x (expected           1)
Failed at          2: clk=1, clk_div=x (expected           1)
Failed at          3: clk=0, clk_div=x (expected           0)
Failed at          4: clk=1, clk_div=x (expected           0)
Failed at          5: clk=0, clk_div=x (expected           0)
Failed at          6: clk=1, clk_div=x (expected           0)
Failed at          7: clk=0, clk_div=x (expected           1)
Failed at          8: clk=1, clk_div=x (expected           1)
Failed at          9: clk=0, clk_div=x (expected           1)
Failed at         10: clk=1, clk_div=x (expected           0)
Failed at         11: clk=0, clk_div=x (expected           0)
Failed at         12: clk=1, clk_div=x (expected           0)
Failed at         13: clk=0, clk_div=x (expected           0)
Failed at         14: clk=1, clk_div=x (expected           1)
Failed at         15: clk=0, clk_div=x (expected           1)
Failed at         16: clk=1, clk_div=x (expected           1)
Failed at         17: clk=0, clk_div=x (expected           0)
Failed at         18: clk=1, clk_div=x (expected           0)
Failed at         19: clk=0, clk_div=x (expected           0)
=========== Test completed with          20/20 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_03/tb.v:27: $finish called at 130000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}