Назад к моделям Назад к профилю модели

codegemma:7b | RAG off

13_rtllm_miscellaneous / task_18 | ROM

benchmarkrtllm
task_idrtllm/13_rtllm_miscellaneous/task_18
samples_total10
final_success_samples5
final_success_rate_samples50.0%
functional_pass_rate_samples50.0%
synth_pass_rate_samples50.0%
source_runsrun_20260427_200103_669320_45d5dc

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_1
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(*) begin
        dout = mem[addr];
    end

endmodule
functional details 
[stdout]
Starting ROM Testbench...
=========== Your Design Passed ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_18/tb.v:56: $finish called at 40 (1s)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_2 run_20260427_200103_669320_45d5dc ok failed failed skipped failed syntax /data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_2
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Initialize other memory locations as needed
    end

    always @(posedge clk) begin
        dout <= mem[addr];
    end

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
functional details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_2/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260427_200103_669320_45d5dc ok failed failed skipped failed syntax /data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/generated.v:3: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_3
generated.v preview 
module ROM(
    input  wire [7:0] addr,
    output reg  wire [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(posedge clk) begin
        dout <= mem[addr];
    end

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/generated.v:3: syntax error
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/generated.v:1: Errors in port declarations.
functional details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/functional/generated.v:3: syntax error
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/functional/generated.v:1: Errors in port declarations.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/generated.v:3: syntax error\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/generated.v:1: Errors in port declarations.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/functional/generated.v:3: syntax error\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_3/functional/generated.v:1: Errors in port declarations.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260427_200103_669320_45d5dc ok failed failed skipped failed syntax /data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_4
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Initialize other memory locations as needed
    end

    always @(posedge clk) begin
        dout <= mem[addr];
    end

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
functional details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_4/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260427_200103_669320_45d5dc ok failed failed skipped failed syntax /data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_5
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Initialize other memory locations as needed
    end

    always @(posedge clk) begin
        dout <= mem[addr];
    end

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
functional details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.
2 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `ROM'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/functional/generated.v:16: error: Unable to bind wire/reg/memory `clk' in `rom_tb.rom_inst'\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_5/functional/generated.v:16: error: Failed to evaluate event expression 'posedge clk'.\n2 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_6
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(*) begin
        dout = mem[addr];
    end

endmodule
functional details 
[stdout]
Starting ROM Testbench...
=========== Your Design Passed ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_18/tb.v:56: $finish called at 40 (1s)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_7 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_7
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
        // Initialize other memory locations as needed
    end

    always @(addr) begin
        dout = mem[addr];
    end

endmodule
functional details 
[stdout]
Starting ROM Testbench...
=========== Your Design Passed ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_18/tb.v:56: $finish called at 40 (1s)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_8 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_8
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(*) begin
        dout = mem[addr];
    end

endmodule
functional details 
[stdout]
Starting ROM Testbench...
=========== Your Design Passed ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_18/tb.v:56: $finish called at 40 (1s)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_9 run_20260427_200103_669320_45d5dc ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_9
generated.v preview 
module ROM(
    input  logic [7:0] addr,
    output logic [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(*) begin
        dout = mem[addr];
    end

endmodule
functional details 
[stdout]
Starting ROM Testbench...
=========== Your Design Passed ===========
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_18/tb.v:56: $finish called at 40 (1s)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_10 run_20260427_200103_669320_45d5dc ok failed failed skipped failed syntax /data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/generated.v:3: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_18\samples\run_20260427_200103_669320_45d5dc__sample_10
generated.v preview 
module ROM(
    input  wire [7:0] addr,
    output reg  wire [15:0] dout
);

    reg [15:0] mem [0:255];

    initial begin
        mem[0] = 16'hA0A0;
        mem[1] = 16'hB1B1;
        mem[2] = 16'hC2C2;
        mem[3] = 16'hD3D3;
    end

    always @(posedge clk) begin
        dout <= mem[addr];
    end

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/generated.v:3: syntax error
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/generated.v:1: Errors in port declarations.
functional details 
[stderr]
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/functional/generated.v:3: syntax error
/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/functional/generated.v:1: Errors in port declarations.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/generated.v:3: syntax error\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/generated.v:1: Errors in port declarations.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/functional/generated.v:3: syntax error\n/data/eval/out/run_20260427_200103_669320_45d5dc/tmp/codegemma_7/rtllm__13_rtllm_miscellaneous__task_18/sample_10/functional/generated.v:1: Errors in port declarations.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}