Назад к моделям Назад к профилю модели

codegemma:7b | RAG on

13_rtllm_arithmetic / task_04 | verified_adder_8bit

benchmarkrtllm
task_idrtllm/13_rtllm_arithmetic/task_04
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples90.0%
synth_pass_rate_samples0.0%
source_runsrun_20260425_215014_451219_c08f66

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_1
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_2
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_3
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_4
generated.v preview 
module adder_8bit(
    input  wire [7:0] a,
    input  wire [7:0] b,
    input  wire cin,
    output wire [7:0] sum,
    output wire cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign wand2 = a & b;
    assign sum = wxor1 ^ cin;
    assign cout = wand1 | wand2;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_5
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260425_215014_451219_c08f66 ok failed failed skipped failed syntax /data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/generated.v:12: error: Unknown module type: full_adder
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_6
generated.v preview 
module adder_8bit(
    input  wire [7:0] a,
    input  wire [7:0] b,
    input  wire cin,
    output wire [7:0] sum,
    output wire cout
);

    wire [7:0] s;

    // Perform bit-level addition using full adders
    full_adder fa0(a[7], b[7], cin, s[7], cout);
    full_adder fa1(a[6], b[6], s[7], s[6], ~cout);
    // ... Add remaining full adders for remaining bits

    assign sum = s;

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/generated.v:12: error: Unknown module type: full_adder
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/generated.v:13: error: Unknown module type: full_adder
3 error(s) during elaboration.
*** These modules were missing:
        full_adder referenced 2 times.
***
functional details 
[stderr]
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/functional/generated.v:12: error: Unknown module type: full_adder
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/functional/generated.v:13: error: Unknown module type: full_adder
3 error(s) during elaboration.
*** These modules were missing:
        full_adder referenced 2 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/generated.v:12: error: Unknown module type: full_adder\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/generated.v:13: error: Unknown module type: full_adder\n3 error(s) during elaboration.\n*** These modules were missing:\n        full_adder referenced 2 times.\n***\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/functional/generated.v:12: error: Unknown module type: full_adder\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/codegemma/rtllm__13_rtllm_arithmetic__task_04/sample_6/functional/generated.v:13: error: Unknown module type: full_adder\n3 error(s) during elaboration.\n*** These modules were missing:\n        full_adder referenced 2 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_7
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    // Bit-level adders
    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum[7:1] = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_8
generated.v preview 
module adder_8bit(
    input  wire [7:0] a,
    input  wire [7:0] b,
    input  wire cin,
    output wire [7:0] sum,
    output wire cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign wxor2 = wxor1 ^ cin;
    assign sum = wxor2;
    assign cout = wand1 | wand2;

endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_9
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260425_215014_451219_c08f66 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codegemma-7b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260425_215014_451219_c08f66__sample_10
generated.v preview 
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input cin,
    output reg [7:0] sum,
    output reg cout
);

    wire [7:0] wxor1, wand1, wand2;

    assign wxor1 = a ^ b;
    assign wand1 = cin & wxor1;
    assign sum = wxor1 ^ cin;
    assign wand2 = a & b;
    assign cout = wand2 | wand1;

endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}