Назад к моделям Назад к профилю модели

codellama:13b | RAG on

05_dft_testability / task_51 | scan_reset_override_reg

benchmarkilyasov
task_idilyasov/05_dft_testability/task_51
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples0.0%
synth_pass_rate_samples0.0%
source_runsrun_20260426_075435_225972_f32200

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_1/generated.v:47: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_1
generated.v preview 
module scan_reset_override_reg (
    input clk,
    input rst_n,
    input test_mode,
    input scan_en,
    input scan_in,
    input load_en,
    input [3:0] data_in,
    output [3:0] data_out,
    output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        // Asynchronous reset
        data_out_r <= 4'b0;
        scan_out_r <= 1'b0;
    end else if (test_mode == 1 && load_en == 1) begin
        // Test-mode reset override
        data_out_r <= {data_in[3:0], scan_in};
        scan_out_r <= scan_in;
    end else if (load_en == 1) begin
        // Load new data into the register
        data_out_r <= {data_in[3:0], scan_in};
        scan_out_r <= scan_in;
    end
end
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_1/generated.v:47: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_1/generated.v:47: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: test-mode reset override failed. Scan state was cleared by rst_n.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_2
generated.v preview 
module scan_reset_override_reg (
  input clk,
  input rst_n,
  input test_mode,
  input scan_en,
  input scan_in,
  input load_en,
  input [3:0] data_in,
  output [3:0] data_out,
  output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Asynchronous reset
    data_out_r <= 4'b0;
    scan_out_r <= 1'b0;
  end else if (test_mode & ~scan_en) begin
    // Test-mode reset override
    data_out_r <= 4'b0;
    scan_out_r <= 1'b0;
  end else if (load_en) begin
    // Load new data into the register
    data_out_r <= data_in;
  end
end

always @(posedge clk or negedge rst_n) begin
...
functional details 
[stdout]
ERROR: test-mode reset override failed. Scan state was cleared by rst_n.
ERROR: scan shift did not continue while reset was asserted in test mode.
TEST_FAILED
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:124: $finish called at 59000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: test-mode reset override failed. Scan state was cleared by rst_n.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_3/generated.v:40: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_3
generated.v preview 
module scan_reset_override_reg (
  input clk,
  input rst_n,
  input test_mode,
  input scan_en,
  input scan_in,
  input load_en,
  input [3:0] data_in,
  output [3:0] data_out,
  output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Reset the output register to 0
    data_out_r <= 4'b0;
    scan_out_r <= 1'b0;
  end else if (load_en) begin
    // Load new data into the output register
    data_out_r <= data_in;
  end
end

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Reset the scan register to 0
    scan_out_r <= 1'b0;
  end else if (scan_en && test_mode) begin
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_3/generated.v:40: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_3/generated.v:40: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: test-mode reset override failed. Scan state was cleared by rst_n.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_4
generated.v preview 
module scan_reset_override_reg (
    input clk,
    input rst_n,
    input test_mode,
    input scan_en,
    input scan_in,
    input load_en,
    input [3:0] data_in,
    output [3:0] data_out,
    output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        data_out_r <= 4'b0;
        scan_out_r <= 1'b0;
    end else if (load_en) begin
        data_out_r <= data_in;
        scan_out_r <= 1'b0;
    end else if (test_mode & ~scan_en) begin
        // Test-mode reset override
        data_out_r <= data_out_r;
        scan_out_r <= 1'b0;
    end else if (scan_en) begin
        // Scan behavior
        data_out_r <= {data_out_r[2:0], scan_in};
        scan_out_r <= ~scan_out_r;
    end else begin
...
functional details 
[stdout]
ERROR: test-mode reset override failed. Scan state was cleared by rst_n.
ERROR: scan shift did not continue while reset was asserted in test mode.
TEST_FAILED
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:124: $finish called at 59000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: test-mode reset override failed. Scan state was cleared by rst_n.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_5/generated.v:51: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_5
generated.v preview 
module scan_reset_override_reg (
    input clk,
    input rst_n,
    input test_mode,
    input scan_en,
    input scan_in,
    input load_en,
    input [3:0] data_in,
    output [3:0] data_out,
    output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        // Asynchronous reset
        data_out_r <= 4'b0;
        scan_out_r <= 1'b0;
    end else if (test_mode == 1 && load_en == 1) begin
        // Test-mode reset override
        data_out_r <= {data_out_r[2:0], scan_in};
        scan_out_r <= scan_out_r;
    end else if (test_mode == 0 && load_en == 1) begin
        // Functional mode with load enable
        data_out_r <= {data_out_r[2:0], data_in};
        scan_out_r <= scan_out_r;
    end else if (test_mode == 0 && load_en == 0) begin
        // Functional mode without load enable
        data_out_r <= {data_out_r[2:0], data_in};
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_5/generated.v:51: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_5/generated.v:51: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_6/generated.v:39: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_6
generated.v preview 
module scan_reset_override_reg (
    input clk,
    input rst_n,
    input test_mode,
    input scan_en,
    input scan_in,
    input load_en,
    input [3:0] data_in,
    output [3:0] data_out,
    output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        // Reset behavior
        data_out_r <= 4'b0;
        scan_out_r <= 1'b0;
    end else if (test_mode == 1 && load_en == 1) begin
        // Test-mode reset override
        data_out_r <= {data_out_r[2:0], scan_in};
        scan_out_r <= scan_out_r;
    end else if (test_mode == 0 && load_en == 1) begin
        // Functional mode
        data_out_r <= data_in;
        scan_out_r <= scan_out_r;
    end else if (test_mode == 0 && load_en == 0) begin
        // Hold the current register contents
        data_out_r <= data_out_r;
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_6/generated.v:39: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_6/generated.v:39: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_7/generated.v:40: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_7
generated.v preview 
module scan_reset_override_reg (
  input clk,
  input rst_n,
  input test_mode,
  input scan_en,
  input scan_in,
  input load_en,
  input [3:0] data_in,
  output [3:0] data_out,
  output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Reset behavior
    data_out_r <= 4'b0;
    scan_out_r <= 1'b0;
  end else if (load_en) begin
    // Load new data into the register
    data_out_r <= data_in;
  end
end

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Reset behavior
    scan_out_r <= 1'b0;
  end else if (scan_en & test_mode) begin
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_7/generated.v:40: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_7/generated.v:40: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_8/generated.v:39: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_8
generated.v preview 
module scan_reset_override_reg (
  input clk,
  input rst_n,
  input test_mode,
  input scan_en,
  input scan_in,
  input load_en,
  input [3:0] data_in,
  output [3:0] data_out,
  output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Reset behavior
    data_out <= 4'b0;
    scan_out <= 1'b0;
  end else if (test_mode == 1'b0 && load_en == 1'b1) begin
    // Functional mode
    data_out <= data_in;
    scan_out <= 1'b0;
  end else if (test_mode == 1'b0 && load_en == 1'b0) begin
    // Hold the current value
    data_out <= data_out_r;
    scan_out <= 1'b0;
  end else if (test_mode == 1'b1 && scan_en == 1'b1) begin
    // Scan behavior
    data_out <= {data_out[2:0], scan_in};
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_8/generated.v:39: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_8/generated.v:39: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: first scan shift failed before reset override check.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_9
generated.v preview 
module scan_reset_override_reg (
  input clk,
  input rst_n,
  input test_mode,
  input scan_en,
  input scan_in,
  input load_en,
  input [3:0] data_in,
  output [3:0] data_out,
  output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
    // Asynchronous reset
    data_out_r <= 4'b0;
    scan_out_r <= 1'b0;
  end else if (test_mode & ~scan_en) begin
    // Test-mode reset override
    data_out_r <= data_in;
    scan_out_r <= 1'b0;
  end else if (load_en) begin
    // Load enable
    data_out_r <= data_in;
  end
end

always @(posedge clk or negedge rst_n) begin
...
functional details 
[stdout]
ERROR: first scan shift failed before reset override check.
ERROR: test-mode reset override failed. Scan state was cleared by rst_n.
ERROR: scan shift did not continue while reset was asserted in test mode.
TEST_FAILED
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:124: $finish called at 59000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: first scan shift failed before reset override check.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_10/generated.v:34: syntax error
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_51\samples\run_20260426_075435_225972_f32200__sample_10
generated.v preview 
module scan_reset_override_reg (
    input clk,
    input rst_n,
    input test_mode,
    input scan_en,
    input scan_in,
    input load_en,
    input [3:0] data_in,
    output [3:0] data_out,
    output scan_out
);

// Internal registers
reg [3:0] data_out_r;
reg scan_out_r;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        // Reset behavior
        data_out_r <= 4'b0;
        scan_out_r <= 1'b0;
    end else if (test_mode == 1 && load_en == 1) begin
        // Test-mode reset override
        data_out_r <= {data_out_r[2:0], scan_in};
        scan_out_r <= scan_in;
    end else if (load_en == 1) begin
        // Functional mode
        data_out_r <= data_in;
    end
end

// Output assignments
...
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_10/generated.v:34: syntax error
I give up.
functional details 
[stderr]
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.
/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error
I give up.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/pashencev__05_dft_testability__task_51/sample_10/generated.v:34: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:1: error: timescale directive cannot be inside a module definition.\n/workspace/banchmarks/pashencev/05_dft_testability/task_51/tb.v:128: syntax error\nI give up.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}