Назад к моделям Назад к профилю модели

codellama:13b | RAG on

06_reset_domain_crossing / task_61 | ordered_reset_ctrl

benchmarkilyasov
task_idilyasov/06_reset_domain_crossing/task_61
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples0.0%
synth_pass_rate_samples0.0%
source_runsrun_20260426_075435_225972_f32200

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_1
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_2
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], a_init_done};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], a_init_done};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_3
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_4
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end

// 2-flop reset synchronizer for clock B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end

// A-domain ready condition
wire a_ready = ~(rst_sync_a[1] & a_init_done);
...
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A released reset after only one clk_a edge.
ERROR: domain B released before a_init_done was asserted.
ERROR: domain B deasserted reset asynchronously from an A-domain signal.
ERROR: domain B released after only one clk_b synchronizer stage.
ERROR: asynchronous reset assertion did not immediately reset both domains.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_5
generated.v preview 
module ordered_reset_ctrl(
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], a_init_done};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_a_n};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_6
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_7
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// Registers for synchronizing reset signals
reg [1:0] rst_a_sync;
reg [1:0] rst_b_sync;

// Synchronize reset signal from domain A to clock A
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_a_sync <= '1;
    end else begin
        rst_a_sync <= {rst_a_sync[0], a_init_done};
    end
end

// Synchronize reset signal from domain B to clock A
always @(posedge clk_b) begin
    if (arst_n == 0) begin
        rst_b_sync <= '1;
    end else begin
        rst_b_sync <= {rst_b_sync[0], a_init_done};
    end
end

// Deassert reset signal from domain A when synchronized ready condition is met
...
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A released reset after only one clk_a edge.
ERROR: domain B released before a_init_done was asserted.
ERROR: domain B deasserted reset asynchronously from an A-domain signal.
ERROR: domain B released after only one clk_b synchronizer stage.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_8
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end

// 2-flop reset synchronizer for clock B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end

// A-domain ready condition
wire a_ready = (rst_sync_a == 2'b00) && a_init_done;
...
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B released before a_init_done was asserted.
ERROR: domain B deasserted reset asynchronously from an A-domain signal.
ERROR: domain B released after only one clk_b synchronizer stage.
ERROR: asynchronous reset assertion did not immediately reset both domains.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_9
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260426_075435_225972_f32200 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_61\samples\run_20260426_075435_225972_f32200__sample_10
generated.v preview 
module ordered_reset_ctrl (
    input clk_a,
    input clk_b,
    input arst_n,
    input a_init_done,
    output rst_a_n,
    output rst_b_n
);

// 2-flop reset synchronizer for clock domain A
reg [1:0] rst_sync_a;
always @(posedge clk_a) begin
    if (arst_n == 0) begin
        rst_sync_a <= 2'b11;
    end else begin
        rst_sync_a <= {rst_sync_a[0], rst_sync_a[1]};
    end
end
assign rst_a_n = ~rst_sync_a[1];

// 2-flop reset synchronizer for clock domain B
reg [1:0] rst_sync_b;
always @(posedge clk_b) begin
    if (arst_n == 0 || a_init_done == 0) begin
        rst_sync_b <= 2'b11;
    end else begin
        rst_sync_b <= {rst_sync_b[0], rst_sync_b[1]};
    end
end
assign rst_b_n = ~rst_sync_b[1];

endmodule
functional details 
[stdout]
ERROR: resets were not asserted at power-up.
ERROR: domain A did not release reset after two clk_a edges.
ERROR: domain B did not release after the second clk_b stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_61/tb.v:106: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: resets were not asserted at power-up.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}