Назад к моделям Назад к профилю модели

codellama:13b | RAG on

13_rtllm_arithmetic / task_04 | verified_adder_8bit

benchmarkrtllm
task_idrtllm/13_rtllm_arithmetic/task_04
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples80.0%
synth_pass_rate_samples0.0%
source_runsrun_20260426_075435_225972_f32200

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_1
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
  input [7:0] a;
  input [7:0] b;
  input cin;
  output [7:0] sum;
  output cout;

  wire [15:0] wxor1 = a ^ b;
  wire [15:0] wand1 = a & b;
  wire [15:0] wand2 = a | b;

  assign {cout, sum} = wxor1 ^ cin;
endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_2/generated.v:14: error: Scalar port ``cout'' has a vectored net declaration [15:0].
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_2
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] wxor1 = {a[7], b[7]} ^ {a[6], b[6]} ^ {a[5], b[5]} ^ {a[4], b[4]} ^ {a[3], b[3]} ^ {a[2], b[2]} ^ {a[1], b[1]} ^ {a[0], b[0]};
    wire [15:0] wand1 = {a[7], b[7]} & {a[6], b[6]} & {a[5], b[5]} & {a[4], b[4]} & {a[3], b[3]} & {a[2], b[2]} & {a[1], b[1]} & {a[0], b[0]};
    wire [15:0] wand2 = {a[7], b[7]} | {a[6], b[6]} | {a[5], b[5]} | {a[4], b[4]} | {a[3], b[3]} | {a[2], b[2]} | {a[1], b[1]} | {a[0], b[0]};
    wire [15:0] wxor2 = wxor1 ^ cin;
    wire [15:0] wand3 = wxor2 & (~wand1);
    wire [15:0] wxor3 = wxor2 ^ (~wand1);
    wire [15:0] cout = ~(wxor3 | wand3);
    assign sum = {a[7], b[7]} + {a[6], b[6]} + {a[5], b[5]} + {a[4], b[4]} + {a[3], b[3]} + {a[2], b[2]} + {a[1], b[1]} + {a[0], b[0]};
endmodule
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_2/generated.v:14: error: Scalar port ``cout'' has a vectored net declaration [15:0].
1 error(s) during elaboration.
functional details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_2/functional/generated.v:14: error: Scalar port ``cout'' has a vectored net declaration [15:0].
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_04/tb.v:16: warning: Port 5 (cout) of adder_8bit expects 16 bits, got 1.
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_04/tb.v:16:        : Padding 15 high bits of the port.
1 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_2/generated.v:14: error: Scalar port ``cout'' has a vectored net declaration [15:0].\n1 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_2/functional/generated.v:14: error: Scalar port ``cout'' has a vectored net declaration [15:0].\n/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_04/tb.v:16: warning: Port 5 (cout) of adder_8bit expects 16 bits, got 1.\n/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_04/tb.v:16:        : Padding 15 high bits of the port.\n1 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_3
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] wxor1 = a ^ b;
    wire [15:0] wand1 = a & b;
    wire [15:0] wand2 = ~(a | b);
    wire [15:0] wsum = wxor1 ^ cin;
    assign sum = wsum[7:0];
    assign cout = wsum[15];
endmodule
functional details 
[stdout]
===========Test completed with          95 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_4
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;
    
    wire [15:0] wxor1 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} ^ 
                       {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};
    wire [15:0] wand1 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} & 
                       {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};
    wire [15:0] wand2 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} & 
                       {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};
    wire [15:0] wsum = wxor1 ^ cin;
    
    assign sum = wsum[15:8];
    assign cout = wsum[7];
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_5
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] wxor1 = {a[7], b[7], cin};
    wire [15:0] wand1 = {a[6], b[6], cin};
    wire [15:0] wand2 = {a[5], b[5], cin};
    wire [15:0] wxor2 = {a[4], b[4], cin};
    wire [15:0] wand3 = {a[3], b[3], cin};
    wire [15:0] wand4 = {a[2], b[2], cin};
    wire [15:0] wxor3 = {a[1], b[1], cin};
    wire [15:0] wand5 = {a[0], b[0], cin};

    assign sum = wxor1 ^ wxor2 ^ wxor3;
    assign cout = (wand1 & wand2) | (wand3 & wand4) | (wand5 & wxor3);
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_6
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] w_sum = {a[7:0], b[7:0]} + cin;
    assign sum = w_sum[7:0];
    assign cout = w_sum[15];
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_7
generated.v preview 
module adder_8bit(a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] temp_sum = {a[7:0], b[7:0]} + {cin, 8'b0};
    assign {cout, sum} = temp_sum[15:8];
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_8
generated.v preview 
module adder_8bit (a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] temp_sum = {a[7:0], b[7:0]} + {cin, 8'b0};
    assign {cout, sum} = temp_sum[15:8];
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260426_075435_225972_f32200 ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_9
generated.v preview 
module adder_8bit (a, b, cin, sum, cout);
    input [7:0] a;
    input [7:0] b;
    input cin;
    output [7:0] sum;
    output cout;

    wire [15:0] wxor1 = {a[7], b[7]};
    wire [15:0] wand1 = {a[6], b[6]};
    wire [15:0] wand2 = {a[5], b[5]};

    assign sum = wxor1 ^ cin;
    assign cout = (wxor1 & wand1) | (wand1 & wand2);
endmodule
functional details 
[stdout]
===========Test completed with         100 /100 failures===========
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260426_075435_225972_f32200 ok failed failed skipped failed syntax /data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/generated.v:15: error: 'cout' has already been declared in this scope.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\codellama-13b\rag_on\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_04\samples\run_20260426_075435_225972_f32200__sample_10
generated.v preview 
module adder_8bit(
    input  logic [7:0] a,
    input  logic [7:0] b,
    input  logic cin,
    output logic [7:0] sum,
    output logic cout
);

// Bit-level adders
wire [15:0] wxor1 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} ^ {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};
wire [15:0] wand1 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} & {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};
wire [15:0] wand2 = {a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]} & {b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]};

// Carry-out logic
wire cout = wxor1[15] | (wxor1[14] & (wand1[14] ^ wand2[14]));

// Sum logic
assign sum = {cout, wxor1[13:0]} ^ {cin, a[7:0], b[7:0]};

endmodule
syntax details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/generated.v:15: error: 'cout' has already been declared in this scope.
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/generated.v:6:      : It was declared here as a variable.
functional details 
[stderr]
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/functional/generated.v:15: error: 'cout' has already been declared in this scope.
/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/functional/generated.v:6:      : It was declared here as a variable.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/generated.v:15: error: 'cout' has already been declared in this scope.\n/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/generated.v:6:      : It was declared here as a variable.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/functional/generated.v:15: error: 'cout' has already been declared in this scope.\n/data/eval/out/run_20260426_075435_225972_f32200/tmp/codellama/rtllm__13_rtllm_arithmetic__task_04/sample_10/functional/generated.v:6:      : It was declared here as a variable.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}