Назад к моделям Назад к профилю модели

deepseek-coder-v2:16b | RAG off

00_security_vulnerability_detection / task_01 | secure_reg

benchmarkilyasov
task_idilyasov/00_security_vulnerability_detection/task_01
samples_total10
final_success_samples8
final_success_rate_samples80.0%
functional_pass_rate_samples80.0%
synth_pass_rate_samples80.0%
source_runsrun_20260427_102437_171676_163c0c

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_102437_171676_163c0c failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_1
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "HTTPConnectionPool(host='ollama', port=11434): Read timed out. (read timeout=120)",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260427_102437_171676_163c0c failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_2
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "HTTPConnectionPool(host='ollama', port=11434): Read timed out. (read timeout=120)",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_3
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output [31:0] debug_out
);

reg [31:0] secret_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        secret_reg <= 32'b0;
    end else if (write_en) begin
        secret_reg <= secret_data;
    end
end

assign debug_out = (SECURE_MODE == 1) ? 32'b0 : secret_reg;

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_4 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_4
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output [31:0] debug_out
);

reg [31:0] secret_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        secret_reg <= 32'b0;
    end else if (write_en) begin
        secret_reg <= secret_data;
    end
end

assign debug_out = (SECURE_MODE == 1) ? 32'b0 : secret_reg;

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_5 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_5
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output reg [31:0] debug_out
);

reg [31:0] internal_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        internal_reg <= 32'b0;
    end else if (write_en) begin
        internal_reg <= secret_data;
    end
end

generate
    if (SECURE_MODE == 1) begin : secure_mode_on
        assign debug_out = 32'b0;
    end else begin : secure_mode_off
        assign debug_out = internal_reg;
    end
endgenerate

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_6 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_6
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output [31:0] debug_out
);

reg [31:0] secret_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        secret_reg <= 32'b0;
    end else if (write_en) begin
        secret_reg <= secret_data;
    end
end

assign debug_out = (SECURE_MODE == 1) ? 32'b0 : secret_reg;

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_7 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_7
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output reg [31:0] debug_out
);

reg [31:0] internal_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        internal_reg <= 32'b0;
    end else if (write_en) begin
        internal_reg <= secret_data;
    end
end

generate
    if (SECURE_MODE == 1) begin : secure_mode_on
        assign debug_out = 32'b0;
    end else begin : secure_mode_off
        assign debug_out = internal_reg;
    end
endgenerate

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_8 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_8
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output reg [31:0] debug_out
);

reg [31:0] internal_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        internal_reg <= 32'b0;
    end else if (write_en) begin
        internal_reg <= secret_data;
    end
end

generate
    if (SECURE_MODE == 1) begin : secure_mode_on
        assign debug_out = 32'b0;
    end else begin : secure_mode_off
        assign debug_out = internal_reg;
    end
endgenerate

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_9 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_9
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output reg [31:0] debug_out
);

reg [31:0] internal_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        internal_reg <= 32'b0;
    end else if (write_en) begin
        internal_reg <= secret_data;
    end
end

generate
    if (SECURE_MODE == 1) begin : secure_mode_on
        assign debug_out = 32'b0;
    end else begin : secure_mode_off
        assign debug_out = internal_reg;
    end
endgenerate

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_10 run_20260427_102437_171676_163c0c ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__00_security_vulnerability_detection__task_01\samples\run_20260427_102437_171676_163c0c__sample_10
generated.v preview 
module secure_reg #(parameter SECURE_MODE = 1) (
    input clk,
    input rst_n,
    input write_en,
    input [31:0] secret_data,
    output [31:0] debug_out
);

reg [31:0] secret_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        secret_reg <= 32'b0;
    end else if (write_en) begin
        secret_reg <= secret_data;
    end
end

assign debug_out = (SECURE_MODE == 1) ? 32'b0 : secret_reg;

endmodule
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/00_security_vulnerability_detection/task_01/tb.v:82: $finish called at 70000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}