Назад к моделям Назад к профилю модели

deepseek-coder-v2:16b | RAG off

06_reset_domain_crossing / task_62 | triple_reset_sequencer

benchmarkilyasov
task_idilyasov/06_reset_domain_crossing/task_62
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples0.0%
synth_pass_rate_samples0.0%
source_runsrun_20260427_102437_171676_163c0c

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset released after one edge instead of two.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_1
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset released after one edge instead of two.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset did not release after two synchronized stages.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset released after one edge instead of two.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_2
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready_sync1;
reg bus_ready_sync2;
wire periph_ready;

// Synchronize async reset to all clocks
always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

// Generate rst_cpu_n
always @(posedge clk_cpu or negedge arst_sync2) begin
    if (!arst_sync2) begin
        rst_cpu_n <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset did not release after two synchronized stages.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_3
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_4
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset released after one edge instead of two.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_5
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

// Synchronize async reset to clock domains
always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

// Synchronize CPU-ready to clk_bus
always @(posedge clk_bus or negedge arst_n) begin
...
functional details 
[stdout]
ERROR: CPU reset released after one edge instead of two.
ERROR: downstream domains released before CPU was safely active.
ERROR: BUS reset released after one synchronizer stage.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released before BUS reset was synchronized.
ERROR: PERIPH reset did not release after two synchronized stages.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset released after one edge instead of two.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_6
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_7
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_8
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready1;
reg bus_ready2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: BUS reset did not release after the second synchronized stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260427_102437_171676_163c0c ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_9
generated.v preview 
module triple_reset_sequencer (
    input clk_cpu,
    input clk_bus,
    input clk_periph,
    input arst_n,
    output reg rst_cpu_n,
    output reg rst_bus_n,
    output reg rst_periph_n
);

reg arst_sync1;
reg arst_sync2;
wire cpu_ready;
reg bus_ready_sync1;
reg bus_ready_sync2;
wire periph_ready;

always @(posedge clk_cpu or negedge arst_n) begin
    if (!arst_n) begin
        arst_sync1 <= 0;
        arst_sync2 <= 0;
    end else begin
        arst_sync1 <= 1;
        arst_sync2 <= arst_sync1;
    end
end

assign cpu_ready = arst_sync2;

always @(posedge clk_bus or negedge arst_n) begin
    if (!arst_n) begin
        bus_ready_sync1 <= 0;
...
functional details 
[stdout]
ERROR: CPU reset did not release after two clk_cpu edges.
ERROR: downstream domains released before CPU was safely active.
ERROR: BUS reset released after one synchronizer stage.
ERROR: PERIPH reset released after one synchronizer stage.
TEST_FAILED
/workspace/banchmarks/pashencev/06_reset_domain_crossing/task_62/tb.v:119: $finish called at 78000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR: CPU reset did not release after two clk_cpu edges.",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260427_102437_171676_163c0c failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\ilyasov\tasks\ilyasov__06_reset_domain_crossing__task_62\samples\run_20260427_102437_171676_163c0c__sample_10
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "HTTPConnectionPool(host='ollama', port=11434): Read timed out. (read timeout=120)",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}