Назад к моделям Назад к профилю модели

deepseek-coder-v2:16b | RAG off

13_rtllm_arithmetic / task_11 | verified_multi_16bit

benchmarkrtllm
task_idrtllm/13_rtllm_arithmetic/task_11
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples60.0%
synth_pass_rate_samples0.0%
source_runsrun_20260427_102437_171676_163c0c

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_1
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [4:0] i; // Shift count register (i) with a data width of 5 bits to count up to 16
reg [31:0] areg; // Multiplicand register (areg) with a data width of 32 bits
reg [31:0] breg; // Multiplier register (breg) with a data width of 32 bits
reg [31:0] yout_r; // Product register (yout_r) with a data width of 32 bits
reg done_r; // Multiplication completion flag (done_r)

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        i <= 0;
        areg <= 0;
        breg <= 0;
        yout_r <= 0;
        done_r <= 0;
    end else begin
        if (start) begin
            if (i < 17) begin
                i <= i + 1;
                if (areg[i-1]) begin
                    yout_r <= yout_r + (breg << (i-1));
                end
            end else if (i == 17) begin
                done_r <= 0;
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 47000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260427_102437_171676_163c0c ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_2
generated.v preview 
module verified_multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [15:0] areg;
reg [15:0] breg;
reg [31:0] yout_r;
reg [4:0] i;
reg done_r;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (!start) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (i < 17) begin
        if (i == 0) begin
            areg <= ain;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
3 error(s) during elaboration.
*** These modules were missing:
        multi_16bit referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit\n3 error(s) during elaboration.\n*** These modules were missing:\n        multi_16bit referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_3
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [15:0] areg;
reg [15:0] breg;
reg [31:0] yout_r;
reg [4:0] i;
reg done_r;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (!start) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else begin
        if (i < 17) begin
            i <= i + 1;
...
functional details 
[stdout]
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:72: $finish called at 50000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_4
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [15:0] areg;
reg [15:0] breg;
reg [31:0] yout_r;
reg [4:0] i;
reg done_r;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (!start) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else begin
        if (i < 17) begin
            i <= i + 1;
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 48000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260427_102437_171676_163c0c failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_5
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "HTTPConnectionPool(host='ollama', port=11434): Read timed out. (read timeout=120)",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_6
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [4:0] i; // Shift count register (i) with a data width of 5 bits
reg [31:0] areg; // Multiplicand register (areg) with a data width of 32 bits
reg [31:0] breg; // Multiplier register (breg) with a data width of 32 bits
reg [31:0] yout_r; // Product register (yout_r) with a data width of 32 bits
reg done_r; // Multiplication completion flag (done_r)

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        i <= 0;
        areg <= 0;
        breg <= 0;
        yout_r <= 0;
        done_r <= 0;
    end else if (start) begin
        if (i < 16) begin
            i <= i + 1;
            if (areg[i]) begin
                yout_r <= yout_r + (breg << i);
            end
        end else if (i == 16) begin
            done_r <= 1;
        end else if (i == 17) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 48000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_7
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [4:0] i; // Shift count register (i) with a data width of 5 bits
reg [31:0] areg; // Multiplicand register (areg) with a data width of 32 bits
reg [31:0] breg; // Multiplier register (breg) with a data width of 32 bits
reg [31:0] yout_r; // Product register (yout_r) with a data width of 32 bits
reg done_r; // Multiplication completion flag (done_r)

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        i <= 0;
        areg <= 0;
        breg <= 0;
        yout_r <= 0;
        done_r <= 0;
    end else if (start) begin
        if (i < 16) begin
            i <= i + 1;
            if (areg[i]) begin
                yout_r <= yout_r + (breg << i);
            end
        end else if (i == 16) begin
            done_r <= 1;
        end else if (i == 17) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 48000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260427_102437_171676_163c0c ok ok ok failed failed synthesis OpenLane failed: 2
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_8
generated.v preview 
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [4:0] i; // Shift count register (i) with a data width of 5 bits
reg [31:0] areg; // Multiplicand register (areg) with a data width of 32 bits
reg [31:0] breg; // Multiplier register (breg) with a data width of 32 bits
reg [31:0] yout_r; // Product register (yout_r) with a data width of 32 bits
reg done_r; // Multiplication completion flag (done_r)

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        i <= 0;
        areg <= 0;
        breg <= 0;
        yout_r <= 0;
        done_r <= 0;
    end else if (start) begin
        if (i < 16) begin
            i <= i + 1;
            if (areg[i]) begin
                yout_r <= yout_r + (breg << i);
            end
        end else if (i == 16) begin
            done_r <= 1;
        end else if (i == 17) begin
...
functional details 
[stdout]
===========Test completed with         100 / 100 failures===========
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:67: $finish called at 48000 (1s)
synthesis details 
[error]
OpenLane failed: 2
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.failed",
    "message": "OpenLane failed: 2",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260427_102437_171676_163c0c ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_9
generated.v preview 
module verified_multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [15:0] areg;
reg [15:0] breg;
reg [31:0] yout_r;
reg [4:0] i;
reg done_r;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (!start) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else begin
        if (i < 17) begin
            i <= i + 1;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
3 error(s) during elaboration.
*** These modules were missing:
        multi_16bit referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit\n3 error(s) during elaboration.\n*** These modules were missing:\n        multi_16bit referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260427_102437_171676_163c0c ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_arithmetic__task_11\samples\run_20260427_102437_171676_163c0c__sample_10
generated.v preview 
module verified_multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

reg [15:0] areg;
reg [15:0] breg;
reg [31:0] yout_r;
reg [4:0] i;
reg done_r;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else if (!start) begin
        areg <= 16'b0;
        breg <= 16'b0;
        yout_r <= 32'b0;
        i <= 5'b0;
        done_r <= 1'b0;
    end else begin
        if (i < 17) begin
            i <= i + 1;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit
3 error(s) during elaboration.
*** These modules were missing:
        multi_16bit referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_arithmetic/task_11/tb.v:17: error: Unknown module type: multi_16bit\n3 error(s) during elaboration.\n*** These modules were missing:\n        multi_16bit referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}