Назад к моделям Назад к профилю модели

deepseek-coder-v2:16b | RAG on

05_dft_testability / task_50 | scan_reg8

benchmarkilyasov
task_idilyasov/05_dft_testability/task_50
samples_total10
final_success_samples10
final_success_rate_samples100.0%
functional_pass_rate_samples100.0%
synth_pass_rate_samples100.0%
source_runsrun_20260426_224416_826723_5f6af1

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_1
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_2 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_2
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_3 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_3
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_4 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_4
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_5 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_5
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_6 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_6
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_7 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_7
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_8 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_8
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_9 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_9
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}
sample_10 run_20260426_224416_826723_5f6af1 ok ok ok ok ok success Full pipeline success
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\deepseek-coder-v2-16b\rag_on\benchmarks\ilyasov\tasks\ilyasov__05_dft_testability__task_50\samples\run_20260426_224416_826723_5f6af1__sample_10
generated.v preview 
module scan_reg8 (
    input clk,
    input rst_n,
    input scan_en,
    input scan_in,
    input load_en,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg scan_out
);

reg [7:0] shift_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        shift_reg <= 8'b0;
        scan_out <= 1'b0;
    end else if (scan_en) begin
        // Shift operation in scan mode
        shift_reg <= {shift_reg[6:0], scan_in};
        scan_out <= shift_reg[7];
    end else if (!scan_en && load_en) begin
        // Load operation in functional mode
        shift_reg <= data_in;
    end else if (!scan_en && !load_en) begin
        // Hold the current value in functional mode
        shift_reg <= shift_reg;
    end
end

assign data_out = shift_reg;
...
functional details 
[stdout]
TEST_PASSED
/workspace/banchmarks/pashencev/05_dft_testability/task_50/tb.v:159: $finish called at 126000 (1ps)
synthesis details 
[error]
None
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": true,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": true,
  "success": true
}