Назад к моделям Назад к профилю модели

qwen2.5-coder:14b | RAG on

11_side_channel_constant_time / task_110 | consttime_word_compare

benchmarkilyasov
task_idilyasov/11_side_channel_constant_time/task_110
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples0.0%
synth_pass_rate_samples0.0%
source_runsrun_20260425_215014_451219_c08f66

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260425_215014_451219_c08f66 ok failed failed skipped failed syntax /data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_1/generated.v:21: error: match Unable to assign to unresolved wires.
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_1
generated.v preview 
module consttime_word_compare (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [31:0] lhs,
    input wire [31:0] rhs,
    output reg busy,
    output reg done,
    output reg match
);

reg [31:0] latched_lhs;
reg [31:0] latched_rhs;
reg [1:0] compare_cycle;
reg [3:0] match_count;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        busy <= 0;
        done <= 0;
        match <= 0;
        compare_cycle <= 2'b00;
        match_count <= 4'b0000;
    end else begin
        if (start && !busy) begin
            // Accept new request
            busy <= 1;
            latched_lhs <= lhs;
            latched_rhs <= rhs;
            compare_cycle <= 2'b00;
            match_count <= 4'b0000;
        end else if (busy) begin
...
syntax details 
[stderr]
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_1/generated.v:21: error: match Unable to assign to unresolved wires.
1 error(s) during elaboration.
functional details 
[stderr]
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_1/functional/generated.v:21: error: match Unable to assign to unresolved wires.
1 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_1/generated.v:21: error: match Unable to assign to unresolved wires.\n1 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_1/functional/generated.v:21: error: match Unable to assign to unresolved wires.\n1 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260425_215014_451219_c08f66 ok failed failed skipped failed syntax sb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_2
generated.v preview 
module consttime_word_compare (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [31:0] lhs,
    input wire [31:0] rhs,
    output reg busy,
    output reg done,
    output reg match
);

reg [31:0] lhs_latched;
reg [31:0] rhs_latched;
reg [1:0] cycle_count;
reg [3:0] mismatch_flag;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        busy <= 0;
        done <= 0;
        match <= 0;
        lhs_latched <= 0;
        rhs_latched <= 0;
        cycle_count <= 2'b00;
        mismatch_flag <= 4'b0000;
    end else begin
        if (!busy && start) begin
            busy <= 1;
            lhs_latched <= lhs;
            rhs_latched <= rhs;
            cycle_count <= 2'b00;
            mismatch_flag <= 4'b0000;
...
syntax details 
[stderr]
sb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)
16 error(s) during elaboration.
functional details 
[stderr]
014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.
/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)
16 error(s) during elaboration.
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "syntax",
    "code": "syntax.iverilog_failed",
    "message": "sb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)\n16 error(s) during elaboration.\n",
    "retryable": false,
    "details": {}
  },
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This lsb expression violates the rule: ('sd8)*(('sd3)-(cycle_count))\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: A reference to a wire or reg (`cycle_count') is not allowed in a constant expression.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35: error: Part select expressions must be constant.\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample_2/functional/generated.v:35:      : This msb expression violates the rule: (('sd8)*(('sd3)-(cycle_count)))+('sd7)\n/data/eval/out/run_20260425_215014_451219_c08f66/tmp/qwen2_5/pashencev__11_side_channel_constant_time__task_110/sample…
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260425_215014_451219_c08f66 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR (equal words): match=1 expected=0
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_3
generated.v preview 
module consttime_word_compare (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [31:0] lhs,
    input wire [31:0] rhs,
    output reg busy,
    output reg done,
    output reg match
);

reg [31:0] lhs_latched;
reg [31:0] rhs_latched;
reg [1:0] cycle_count;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        busy <= 0;
        done <= 0;
        match <= 0;
        cycle_count <= 2'b00;
    end else begin
        if (start && !busy) begin
            busy <= 1;
            lhs_latched <= lhs;
            rhs_latched <= rhs;
            cycle_count <= 2'b00;
        end else if (busy) begin
            case (cycle_count)
                2'b00: match <= (lhs_latched[7:0] == rhs_latched[7:0]);
                2'b01: match <= match & (lhs_latched[15:8] == rhs_latched[15:8]);
                2'b10: match <= match & (lhs_latched[23:16] == rhs_latched[23:16]);
...
functional details 
[stdout]
ERROR (equal words): match=1 expected=0
ERROR (equal words): busy=0 expected=1
ERROR (equal words): match=0 expected=1
ERROR (mismatch byte0): busy=0 expected=1
ERROR (mismatch byte2): match=1 expected=0
ERROR (mismatch byte2): busy=0 expected=1
ERROR (ignore busy start): match=1 expected=0
ERROR (ignore busy start result): busy=0 expected=1
ERROR (ignore busy start result): match=0 expected=1
ERROR (mid-transaction before reset): match=1 expected=0
ERROR (final mismatch): busy=0 expected=1
TEST_FAILED
/workspace/banchmarks/pashencev/11_side_channel_constant_time/task_110/tb.v:161: $finish called at 356000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR (equal words): match=1 expected=0",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260425_215014_451219_c08f66 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR (equal words): busy=0 expected=1
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_4
generated.v preview 
module consttime_word_compare (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [31:0] lhs,
    input wire [31:0] rhs,
    output reg busy,
    output reg done,
    output reg match
);

reg [31:0] lhs_latched;
reg [31:0] rhs_latched;
reg [1:0] cycle_count;
reg [3:0] compare_result;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        busy <= 0;
        done <= 0;
        match <= 0;
        lhs_latched <= 0;
        rhs_latched <= 0;
        cycle_count <= 2'b00;
        compare_result <= 4'b0000;
    end else if (!busy && start) begin
        busy <= 1;
        done <= 0;
        match <= 0;
        lhs_latched <= lhs;
        rhs_latched <= rhs;
        cycle_count <= 2'b00;
...
functional details 
[stdout]
ERROR (equal words): busy=0 expected=1
ERROR (equal words): match=0 expected=1
ERROR (mismatch byte0): busy=0 expected=1
ERROR (mismatch byte2): busy=0 expected=1
ERROR (ignore busy start result): busy=0 expected=1
ERROR (ignore busy start result): match=0 expected=1
ERROR (final mismatch): busy=0 expected=1
TEST_FAILED
/workspace/banchmarks/pashencev/11_side_channel_constant_time/task_110/tb.v:161: $finish called at 356000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR (equal words): busy=0 expected=1",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260425_215014_451219_c08f66 ok ok failed failed failed functional Functional output contains failure marker: TEST_FAILED. ERROR (equal words): match=0 expected=1
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_5
generated.v preview 
module consttime_word_compare (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [31:0] lhs,
    input wire [31:0] rhs,
    output reg busy,
    output reg done,
    output reg match
);

reg [31:0] lhs_latched;
reg [31:0] rhs_latched;
reg [1:0] cycle_count;
reg [3:0] compare_result;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        busy <= 0;
        done <= 0;
        match <= 0;
        cycle_count <= 2'b00;
        compare_result <= 4'b0000;
    end else begin
        if (start && !busy) begin
            // Accept request and latch inputs
            busy <= 1;
            lhs_latched <= lhs;
            rhs_latched <= rhs;
            cycle_count <= 2'b00;
            compare_result <= 4'b0000;
        end else if (busy) begin
...
functional details 
[stdout]
ERROR (equal words): match=0 expected=1
ERROR (ignore busy start result): match=0 expected=1
TEST_FAILED
/workspace/banchmarks/pashencev/11_side_channel_constant_time/task_110/tb.v:161: $finish called at 356000 (1ps)
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.output_failed_marker",
    "message": "Functional output contains failure marker: TEST_FAILED. ERROR (equal words): match=0 expected=1",
    "retryable": false,
    "details": {
      "marker": "TEST_FAILED"
    }
  },
  {
    "stage": "openlane",
    "code": "openlane.invalidated_by_functional_failure",
    "message": "OpenLane result invalidated because functional validation failed after output-marker correction",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260425_215014_451219_c08f66 failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_6
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "500 Server Error: Internal Server Error for url: http://ollama:11434/api/chat",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260425_215014_451219_c08f66 failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_7
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "500 Server Error: Internal Server Error for url: http://ollama:11434/api/chat",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260425_215014_451219_c08f66 failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_8
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "500 Server Error: Internal Server Error for url: http://ollama:11434/api/chat",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260425_215014_451219_c08f66 failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_9
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "500 Server Error: Internal Server Error for url: http://ollama:11434/api/chat",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260425_215014_451219_c08f66 failed failed failed skipped failed extract Model response is empty
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen2-5-coder-14b\rag_on\benchmarks\ilyasov\tasks\ilyasov__11_side_channel_constant_time__task_110\samples\run_20260425_215014_451219_c08f66__sample_10
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "model_request",
    "code": "model_request.failed",
    "message": "500 Server Error: Internal Server Error for url: http://ollama:11434/api/chat",
    "retryable": true,
    "details": {}
  },
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "Model response is empty",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": false,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}