Назад к моделям Назад к профилю модели

qwen3-coder:30b | RAG off

13_rtllm_control / task_06 | sequence_detector

benchmarkrtllm
task_idrtllm/13_rtllm_control/task_06
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples100.0%
synth_pass_rate_samples0.0%
source_runsrun_20260426_175047_007550_9b8266

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_1
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in == 1'b1)
                    next_state = S1;
                else
                    next_state = IDLE;
            end

            S1: begin
                if (data_in == 1'b0)
                    next_state = S2;
                else
                    next_state = S1;
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_2
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_3
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_4
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_5
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State registers
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_6
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State registers
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_7
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State registers
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in == 1'b1)
                    next_state = S1;
                else
                    next_state = IDLE;
            end

            S1: begin
                if (data_in == 1'b0)
                    next_state = S2;
                else
                    next_state = S1;
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_8
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in == 1'b1)
                    next_state = S1;
                else
                    next_state = IDLE;
            end

            S1: begin
                if (data_in == 1'b0)
                    next_state = S2;
                else
                    next_state = S1;
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_9
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in == 1'b1)
                    next_state = S1;
                else
                    next_state = IDLE;
            end

            S1: begin
                if (data_in == 1'b0)
                    next_state = S2;
                else
                    next_state = S1;
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260426_175047_007550_9b8266 ok ok ok failed failed synthesis 500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_control__task_06\samples\run_20260426_175047_007550_9b8266__sample_10
generated.v preview 
module sequence_detector (
    input clk,
    input rst_n,
    input data_in,
    output reg sequence_detected
);

    // State definitions
    localparam IDLE = 3'b000;
    localparam S1   = 3'b001;
    localparam S2   = 3'b010;
    localparam S3   = 3'b011;
    localparam S4   = 3'b100;

    // State register
    reg [2:0] current_state, next_state;

    // State transition logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end

    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: begin
                if (data_in)
                    next_state = S1;
                else
...
functional details 
[stdout]
=========== Test completed with           2 /100 failures ===========
/workspace/banchmarks/rtllm/13_rtllm_control/task_06/tb.v:50: $finish called at 108000 (1ps)
synthesis details 
[error]
500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs
errors[] 
[
  {
    "stage": "openlane",
    "code": "openlane.submit_failed",
    "message": "500 Server Error: Internal Server Error for url: http://openlane-runner:8081/jobs",
    "retryable": true,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": true,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}