Назад к моделям Назад к профилю модели

qwen3-coder:30b | RAG off

13_rtllm_miscellaneous / task_11 | verified_traffic_light

benchmarkrtllm
task_idrtllm/13_rtllm_miscellaneous/task_11
samples_total10
final_success_samples0
final_success_rate_samples0.0%
functional_pass_rate_samples0.0%
synth_pass_rate_samples0.0%
source_runsrun_20260426_175047_007550_9b8266

Что показывает эта страница

Здесь перечислены все реальные попытки этой модели на одной задаче. По каждой попытке можно увидеть, до какой стадии она дошла, где именно сломалась и какое сообщение об ошибке вернулось из syntax, functional или synthesis.

Samples

sample run extract_ok syntax_ok functional_ok openlane_ok final_success failure_stage failure_reason details
sample_1 run_20260426_175047_007550_9b8266 ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_1
generated.v preview 
module verified_traffic_light(
    input clk,
    input rst_n,
    input pass_request,
    output reg [7:0] clock,
    output reg red,
    output reg yellow,
    output reg green
);

    parameter idle = 2'b00;
    parameter s1_red = 2'b01;
    parameter s2_yellow = 2'b10;
    parameter s3_green = 2'b11;

    reg [7:0] cnt;
    reg [1:0] state;
    reg p_red, p_yellow, p_green;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= idle;
            cnt <= 8'd10;
        end else begin
            case (state)
                idle: begin
                    state <= s1_red;
                    cnt <= 8'd10;
                end
                s1_red: begin
                    if (cnt == 8'd0) begin
                        state <= s3_green;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
3 error(s) during elaboration.
*** These modules were missing:
        traffic_light referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light\n3 error(s) during elaboration.\n*** These modules were missing:\n        traffic_light referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_2 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_2
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_3 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_3
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_4 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_4
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_5 run_20260426_175047_007550_9b8266 ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_5
generated.v preview 
module verified_traffic_light(
    input clk,
    input rst_n,
    input pass_request,
    output reg [7:0] clock,
    output reg red,
    output reg yellow,
    output reg green
);

    parameter idle = 2'b00;
    parameter s1_red = 2'b01;
    parameter s2_yellow = 2'b10;
    parameter s3_green = 2'b11;

    reg [1:0] state;
    reg [7:0] cnt;
    reg p_red, p_yellow, p_green;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= idle;
            cnt <= 8'd10;
        end else begin
            case (state)
                idle: begin
                    state <= s1_red;
                    cnt <= 8'd10;
                end
                s1_red: begin
                    if (cnt == 8'd0) begin
                        state <= s3_green;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
3 error(s) during elaboration.
*** These modules were missing:
        traffic_light referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light\n3 error(s) during elaboration.\n*** These modules were missing:\n        traffic_light referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_6 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_6
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_7 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_7
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_8 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_8
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_9 run_20260426_175047_007550_9b8266 failed failed failed skipped failed extract No module/endmodule block found in model response
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_9
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "extract",
    "code": "extract.no_verilog_found",
    "message": "No module/endmodule block found in model response",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": false,
  "syntax_ok": false,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}
sample_10 run_20260426_175047_007550_9b8266 ok ok failed skipped failed functional /workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
Open details
sample_dir: E:\Work\MIEM\VKR\Analyse\data\model_dataset\models\qwen3-coder-30b\rag_off\benchmarks\rtllm\tasks\rtllm__13_rtllm_miscellaneous__task_11\samples\run_20260426_175047_007550_9b8266__sample_10
generated.v preview 
module verified_traffic_light(
    input clk,
    input rst_n,
    input pass_request,
    output reg [7:0] clock,
    output reg red,
    output reg yellow,
    output reg green
);

    parameter idle = 2'b00;
    parameter s1_red = 2'b01;
    parameter s2_yellow = 2'b10;
    parameter s3_green = 2'b11;

    reg [1:0] state;
    reg [7:0] cnt;
    reg p_red, p_yellow, p_green;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state <= idle;
            cnt <= 8'd10;
        end else begin
            case (state)
                idle: begin
                    state <= s1_red;
                    cnt <= 8'd10;
                end
                s1_red: begin
                    if (cnt == 8'd0) begin
                        state <= s3_green;
...
functional details 
[stderr]
/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light
3 error(s) during elaboration.
*** These modules were missing:
        traffic_light referenced 1 times.
***
synthesis details 
[error]
None
errors[] 
[
  {
    "stage": "functional",
    "code": "functional.testbench_failed",
    "message": "/workspace/banchmarks/rtllm/13_rtllm_miscellaneous/task_11/tb.v:14: error: Unknown module type: traffic_light\n3 error(s) during elaboration.\n*** These modules were missing:\n        traffic_light referenced 1 times.\n***\n",
    "retryable": false,
    "details": {}
  }
]
outcome 
{
  "llm_ok": true,
  "extract_ok": true,
  "syntax_ok": true,
  "functional_ok": false,
  "openlane_ok": false,
  "syntax_required": true,
  "functional_required": true,
  "openlane_required": true,
  "final_success": false,
  "success": false
}